

Ο σπιτικός
χειροποίητος
αφράτος gluten-free


Z80 υπολογιστής μου

Γιάννης Τσιομπίκας

<nuclear@member.fsf.org>

γιατι Z80?

- Διαθέσιμος σε απλό through-hole package
- Απλή τροφοδοσία 5v
- Απλό bus signalling
- Χωρίς κάτω όριο στη συχνότητα του clock, κάνει απλό το debugging.
- Ενσωματωμένος μηχανισμός για dynamic RAM refresh, κάνει απλή την χρήση DRAM
- <insert joke>



Z80 Instruction Set Architecture

Registers

a	accumulator	i	interrupt
b		r	refresh
c		sp	stack pointer
d		pc	program counter
e			
f	flags		
h			
l			
ix	} index		
iy			

(kai a' b' c' d' e' f' h' l')

Παραδείγματα εντολών

8 bit load/store

ld a, 0

ld a, (hl)

ld (ix+5), 42

16 bit load/store

ld bc, 666

ld sp, hl

push af

block transfers

ldi / ldrr

ldd / lddr

exx

jumps

jp foo

jp nz, foo

jr c, e

call foo

ret nc

tst 28h

I/O

in a, (255)

out (c), a

8 bit arithmetic / logic

add a, b

add a, (iy+3)

sub (hl)

16 bit arithmetic / logic

adc hl, de


dec sp

rotate / shift


rlca

sla (hl)

Computer architecture




My Computer architecture




Z80 Memory Read

1. Διεύθυνση στο address bus
2. ενεργοποίηση RD και MREQ
3. ανάγνωση του data bus



Z80 Memory Write

1. Διεύθυνση στο address bus
2. ενεργοποίηση του MREQ
3. data στο data bus
4. ενεργοποίηση του WR



Παρατηρήματα

- Στο instruction fetch ενεργοποιείται και το M1.
- Στα I/O read/write cycles, ενεργοποιείται το IOREQ αντί για το MREQ.

THIS AREA HAS BEEN
INTENTIONALLY LEFT BLANK

Schematic

Voltage Regulator

ROM

address Bus

Data Bus


Automatic clock

Manual Clock


Reset

Output device





Z80 CPU



Breadboard Prototype



PCB Construction



Test program

org A

left: lda, 1
out (255), a
rlca
cp 128
jr z, right
jr left

right: out (255), a
rrca
cp 1
jr z, left
jr right



Demo

address data

instruction

live video box



Demo

address data

instruction

0 3e

ld a, N



Demo

address	data	instruction
0	3e	ld a, 1
1	01	



Demo

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	out (N), a



Demo

address	data	instruction
0	3e	ld a, 1
1	01	
2	d3	out (255), a
3	ff	



Demo

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	} out (255), a
3	ff	
4	07	r1ca



Demo

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	} out (255), a
3	ff	
4	07	r1ca
5	fe	cp N



Demo

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	} out (255), a
3	ff	
4	07	r1ca
5	fe	} cp 128
6	80	



Demo

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	} out (255), a
3	ff	
4	07	r1ca
5	fe	} cp 128
6	80	
7	28	jr z, DIS



Demo

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	} out (255), a
3	ff	
4	07	r1ca
5	fe	} cp 128
6	80	
7	28	} jr z, 2
8	02	

PC = 9

9 + 2 = b



Demo

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	} out (255), a
3	ff	
4	07	r1ca
5	fe	} cp 128
6	80	
7	28	} jr z, 2
8	02	
9	18	jr DIS



Demo

Two's complement
f7 → 11110111
invert → 00001000
add 1 → 00001001 → -9

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	} out (255), a
3	ff	
4	07	r1ca
5	fe	} cp 128
6	80	
7	28	} jr z, 2
8	02	
9	18	} jr -9
a	f7	

PC = b, b - 9 = 2




Demo

address	data	instruction
0	3e	} ld a, 1
1	01	
2	d3	} out (255), a
3	ff	
4	07	r1ca
5	fe	} cp 128
6	80	
7	28	} jr z, 2
8	02	
9	18	} jr -9
a	f7	
.	.	.
.	.	.
.	.	.



Test program reminder

org A



DI
HALT

<http://nuclear.mutantstargoat.com/hw/z80micro>

nuclear@member.fsf.org